PATENT COOPERATION TREATY

To: EDWIN H. TAYLOR

BLAKELY SOKOLOFF TAYLOR & ZAFMAN LLP

PCT

To: EDWIN H. TAYLOR BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP 12400 WILSHIRE BLVD., 7TH FLOOR LOS ANGELES, CA. 90025		WRITTEN OPINION (PCT Rule 66)				
·		4 7 4007				
		Date of Mailing (day/month/year) 15 DEC 1997				
Applicant's or agent's file reference		REPLY DUE within TWO months				
042390.P3314PCT	1	from the above date of mailing				
International application No.	International filing date		Priority date (day/month/year)			
PCT/US96/20516	17 DECEMBER 19		19 DECEMBER 1995			
International Patent Classification (IPC) or both national classification and IPC IPC(6): G06F 7/22 and US Cl.: 395/569, 570, 378, 678 Applicant Intel Corporation						
2. This opinion contains indications relating to the following items: I X Basis of the opinion						
	ited international application on the international appl		DEC 1 8 1997			
3. The applicant is hereby invited to re			LAKELY, SOKOLOFF, TAYLOR & ZAFMAN LOS ANGELES			
When? See the time limit in Authority to grant at	See the time limit indicated above. The applicant may, before the expiration of that time limit, request this Authority to grant an extension, see Rule 66.2(d).					
How? By submitting a write For the form and the	By submitting a written reply, accompanied, where appropriate, by amendments, according to Rule 66.3. For the form and the language of the amendments, see Rules 66.8 and 66.9.					
Also For an additional opportunity to submit amendments, see Rule 66.4. For the examiner's obligation to consider amendments and/or arguments, see Rule 66.4 bis. For an informal communication with the examiner, see Rule 66.6. If no reply is filed, the international preliminary examination report will be established on the basis of this opinion.						
4. The final date by which the international preliminary examination report must be established according to Rule 69.2 is: 19 APRIL 1998						
		10	7			
Name and mailing address of the IPEA/L		Authorized officer 2				
Commissioner of Patents and Trademarks Box PCT Washington, D.C. 20231		Parshotam S. La	1			

Facsimile No. (703) 305-3230

Telephone No. (703) 305-9000

WRITTEN OPINION

International application No.

PCT/US96/20516

I. Basis of	the opinion						
1. This opinion has been drawn on the basis of (Substitute sheets which have been furnished to the receiving Office in response to an invitation under Article 14 are referred to in this opinion as "originally filed".):							
X	the internations	al application as origina	ally filed.				
X	the description,		_ , as originally filed , filed with the demand , filed with the letter of				
X	the claims,	Nos. NONE	, as originally filed. , as amended under Article 19. , filed with the demand. , filed with the letter of				
X	the drawings,	sheets/ fig NONE	, as originally filed. , filed with the demand. , filed with the letter of				
2. The amendments have resulted in the cancellation of: X							

WRITTEN OPINION

International application No.

PCT/US96/20516

V.	Reasoned statement under Rule 66.2(citations and explanations supporting	a)(ii) with reg	ard to novelty, inventive step int	or industrial applicability;
1.	STATEMENT			
	Novelty (N)	Claims	1-16	YES
		Claims	NONE	NO
	Inventive Step (IS)	Claims	NONE	YES
		Claims	1-16	NO
				YES
Industrial Applicability (IA)	Industrial Applicability (IA)	Claims	1-16	
		Claims	NONE	NO

2. CITATIONS AND EXPLANATIONS

Claims 1-16 lack an inventive step under PCT Article 33(3) as being obvious over Sharangpani (US. patent 5,522,051).

Sharangpani discloses the invention substantially as claimed [see Figs. 1-7c].

Taking claim 1 as an exemplary claim, the reference discloses a system comprising:

- a plurality of tags associated with a first storage area indicating that locations in first storage area are either empty or non-empty responsive to the execution of floating point instructions which modify data contained in the first storage area [see col. 8, lines 19-50];
- a first circuit coupled to the plurality of tags, setting the plurality of tags to a non-empty state responsive to receipt of first instruction which specifies an operation upon packed data stored in the first storage area, the setting of the plurality of tags indicating execution of instructions which operate upon the packed data [see col. 8, lines 19-50];
- a second circuit coupled to the plurality of tags, setting only the plurality of tags to an empty state responsive to receipt of a second instruction which indicates termination of the execution of the instructions which operate upon the packed data stored in the first storage area [see col. 8, lines 32-50].

Sharangpani does not specifically mentions that packed data is being operated upon, however the type of data being stored or operated upon is a matter of engineering choice.

As to claim 2, Sharangpani discloses:

a third circuit for clearing a top of stack pointer responsive to receipt of the first instruction or the second instruction [see col. 7, line 54 to col. 8, line 4].

As to claim 3, Sharangpani discloses:

the first storage includes a mantissa (Significand) portion and a corresponding exponent portion, and the packed data is packed in a mantissa portion of the first storage area [see fig. 4, unit 32 and col. 7, lines 36-53].

(Continued on Supplemental Sheet.)

WRITTEN OPINION

International application No.

PCT/US96/20516

Supplemental Box

(To be used when the space in any of the preceding boxes is not sufficient)

Continuation of: Boxes I - VIII

Sheet 10

TIME LIMIT:

The time limit set for response to a Written Opinion may not be extended. 37 CFR 1.484(d). Any response received after the expiration of the time limit set in the Written Opinion will not be considered in preparing the International Preliminary Examination Report.

V. 2. REASONED STATEMENTS - CITATIONS AND EXPLANATIONS (Continued):

As to claim 4, Sharangpani discloses:

a circuit for setting the corresponding exponent portion to a predetermined value upon performing the operation upon packed data stored in the first storage area [see fig. 4, unit 32 and col. 7, lines 36-53].

As to claim 5, Sharangpani discloses:

the plurality of tags includes two bits [see col. 8, lines 41-50].

As to claim 6, Sharangpani discloses:

the setting of only the plurality of tags to an empty state includes setting the two bits to a set state [see col. 8, line 45-46].

As to claim 7. Sharangpani discloses:

the setting of only the plurality of tags to a non-empty state includes setting both of the two bits to other than set state [see col. 8, line 41-42].

As to claim 8, it does not teach or define above the invention claimed in claim 1, and is therefore lacks inventive step under Sharangpani for the same reasons set fourth in claim 1, supra.

As to claim 9, it does not teach or define above the invention claimed in claim 1, and is therefore lacks inventive step under Sharangpani for the same reasons set fourth in claim 1, supra.

As to claim 10, it does not teach or define above the invention claimed in claim 2, and is therefore lacks inventive step under Sharangpani for the same reasons set fourth in claim 2, supra.

As to claims 11-12, they do not teach or define above the invention claimed in claim 3, and are therefore lacks inventive step under Sharangpani for the same reasons set fourth in claim 3, supra.

As to claim 13, it does not teach or define above the invention claimed in claim 4, and is therefore lacks inventive step under Sharangpani for the same reasons set fourth in claim 4, supra.

As to claim 14, it does not teach or define above the invention claimed in claim 5, and is therefore lacks inventive step under Sharangpani for the same reasons set fourth in claim 5, supra.

As to claim 15, it does not teach or define above the invention claimed in claim 6, and is therefore lacks inventive step under Sharangpani for the same reasons set fourth in claim 6, supra.

above the invention claimed in claim 7, and is therefore lacks inventive th in claim 7, supra.

As to claim 16, it does not teach or define step under Sharangpani for the same reasons set fou	
NONE	